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FOREWORD 
The mater ia l  contained in  the following pages is intended to 
fulfill the requirement for the seriliailniial report ( I Ju ly  through 
31 December 1967 ) on National Aeronautics and Space Administration 
Grant NGR 05-003-243. 
The project is entitled, "Research on Field-Effect Transis tor  
S t r e s s  Transducers .  I '  The principal investigator i s  Professor  
R.  S. Muller. 
. .  
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FIELD-EFFECT STRESS TRANSDUCERS 
(Professor  R. S. Muller) 
Present  emphasis in research  on field-effect t ransducers  is on 
insulated-gate field-effect t rans is tors  (IGFET's) employing CdS o r  T e  
as the piezoelectric semiconductor material. The piezoelectric semi- 
conductor s t r e s s  -interaction theory has been confirmed by cernparison 
of the polarity and magnitude of the stress -induced charge with observed 
changes in the drain current  of IGFET devices. Present  theoretical  
work is aimed at understanding the behavior of t ransducers  of thickness 
equal to a Debye length, (appropriate to an  exact theory for Te 
devices) and of classifying the performance to  be expected f rom various 
alternative configurations. 
CdS devices have been improved by high temperature surface doping of 
the polished CdS crystal  using CdS : C1 powders. Additional work on 
CdS and Te  IGFET devices i s  underway and work on junction gate devices 
is planned. Individual projects are described in the following. 
Fabrication techniques for single c rys ta l  
SUMMARY O F  RESULTS OBTAINED ON STRESS EFFECTS IN F E T ' s  
(J. Conragan) 
The observation of a s t r e s s  -dependent component of drain cur ren t  
in CdS IGFET's 
e l ec t r i c - s t r e s s  interaction theory for FET's .  It has  been shown that 
has led to the proposal and confirmation of the piezo- 
1 
the major contribution to the  stress dcpcndent component of drain cur ren t  
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for these devices is due to the interaction between the channel charge 
and the s t r e s s  -induced piezoelectric charge along the surfaces of the 
piezoelectric semiconductor. This effect has  been noted in IGFET's 
utilizing single crystal  CdS and oriented thin-films of CdS, CdSe and 
Te in which the percentage change in drain cur ren t  was typically 1 0  to  
20 percent for an applied strain of 10 
2 
-3  3 . 
Thekheory for these devices has  been further corroborated by 
the direct  observation of the piezoelectrically-induced charge on a 
s t r e s sed  single-crystal  of CdS . 
of this charge were in agreement with the values indicated for  these 
parameters  on a transducer element constructed on the same mono- 
crystal. 
The polarity and o rde r  of magnitude 
MIPS transducer exhibit gauge factors which a r e  comparable to  
those for silicon piezoresistive s t ra in  transducers.  
devices however have the advantage of smal le r  geometries and a wider 
range of substrate upon which the devices can be fabricated. 
The deposited 
As a 
4 
practical  example, a microphone has been constructed utilizing a 
polyamide film of Kapton as the diaphragm upon which a CdS IGFET 
device had been deposited and used as the electro-mechanical transducer.  
There a r e  three basic configurations which can be used for  these 
devices. 
insulator and piezoelectric substrate configurations. The CdS IGFET 
i s  of the piezoelectric semiconductor type. 
These a r e  the piezoelectric semiconductor, piezoelectric 
This type will produce a 
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t rue  dc response to an applied s t r e s s  since the operation of this 
type of device depends upon neutralization of the stress induced' charge,  
a process  that takes place in the order  of a dielectr.ic relaxation t ime 
(in the order  of 10 -100ns for  piezoelectric semiconductor used for  
IGFET's )  . On the other hand, the piezoelectric insulator and piezo- 
e lec t r ic  substrate  configuration depend upon the induction of charge 
i n  the semiconductor by the piezoelectric charge. If the piezoelectric 
charge should be neutralized by internal mechanisms such as leakage, 
the effect upon the semiconductor wi l l  be lost. Thus these types do not 
produce a t rue dc response to an applied s t ra in .  
have the advantage of greater  potential sensitivity since the piezoelectric 
However, they do 
1 
coefficients may  be much higher than for  the piezoelectric semiconductors. 
This is particularly t rue  of piezoelectric substrate  types since there  
exis ts  a g rea t e r  fabrication problem with the piezoelectric insulator 
devices,  although ferroelectr ic  insulator devices with a memory property 
The effect of surface s ta tes  must  be taken into account when the 
performance of field-effect  t ransis tor  s t ra in  t ransducers  i s  being con- 
sidered. The effect of the s t r e s s  induced charge can be completely masked 
by surface s ta tes  since the surface state density is typically severa l  o rde r s  
of magnitude grea te r  than the stress -induced c a r r i e r  concentration. 
problem is readily overcome by the application of an appropriate gate 
bias for  both the piezoelectric semiconductor and piezoelectric insulator 
This 
- .  . 
devices. However, this i s  not t rue  for  the piezoelectric substrate  
devices since the surface states of interest  lie at the semiconductor- 
substrate  boundary. 
for  applications, investigation is now under way to circumvent the 
surface state problem. Since the lowest surface state densities a r e  
still in the o rde r  of 10 to 10 s ta tes  pe r  square ciii, a ; ; n e t h d  of 
"biasing" these s ta tes  ra ther  than eliminating them is preferable.  
possible methods a r e  to  construct junction-gate F E T ' s  in which the 
drain depletion region extends throughout the semiconductor, thus 
biasing the surface states, or to  construct IGFET's utilizing semi -  
Since this type of device shows great  potential 
10 11 
Two 
conductor films in which thickness is comparable to  Debye length. 
allows the gate-induced field to penetrate the semiconductor and to bias 
the surface s ta tes  on the substrate side of the semiconductor. An 
analysis of the IGFET utilizing a thin semiconductor is presently under 
consideration in order  to determine the effect of a stress induced charge 
in  the substrate on device characterist ics.  IGFET's employing Te a s  
the semiconductor do have a semiconductor thickness comparable to  a 
Debye length and wi l l  be used in experimental studies of piezoelectric 
substrate  F E T  transducers  although the Te itself does possess  piezo- 
e lec t r ic  properties.  Such devices have been constructed on glass sub-  
s t r a t e s  while s imi la r  devices wil l  be constructed on piezoelectric 
substrates  in the future. 
This 
-4 - 
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IMPROVED TECHNIQUES FOR METAL INSULATOR PIEZOELECTRIC - 
SEMICONDUCTOR TRANSDUCER FABRICATION 
(R. D. Trout) 
The purpose of this project is to  develop MIPS stress trans- 
ducers  of higher sensitivity and frequency response by improved 
masking techniques. F o r  high frequency response,  the gate -drain 
and, to  a l e s s e r  extent, gate-source capacitances -must  be minimized. 
For high sensitivity, the gate-channel insulator should be thin and of 
high permittivity. At the same t ime,  the conductance of the active 
region of the semiconductor should be controlled solely by the gate 
potential. Thus far, MIPS transducers  have been made by shadow 
m a s k  techniques, and i t  has been found to  be difficult to align severa l  
such masks  to  a tolerance much bet ter  than one mil. 
has  been considerable overlap of the various s t ruc tures  of the MIPS 
Therefore ,  there  
devices. The addition of photo-resist techniques shows promise of 
considerably refining the tolerances,  so that alignment of the source,  
-5 - 
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drain and channel can be assumed. 
nor  the size of the source and drain contacts can be made arb i t ra r i ly  
Although neither the channel width 
small ,  they can be much smaller than could be accomplished by shadow- 
mask  techniques. 
which serves  as the gate, while the r e s t  of the device overlays it. 
enables the transducer to b e  an i n t e g r d  par t  of the s t ructure  in which 
s t ra in  is being measured, and does away with the problems of providing 
a good mechanical coupling to  the transducer.  
Another innovation is the use of a metal  substrate 
This 
Such a fabrication tech-  
nique is a l so  compatible in some cases  with the formation of the insulation 
layer  by anodization. Insulating layers  formed in this manner show 
promise of better stability and higher breakdown strength. A c ross  
section of the device now being constructed is  shown in the accompany- 
ing figure. 
--------------------________________I___- . 
MINORITY -CARRIER MOBILITIES AT SEMICONDUCTOR SURFACES 
(J. Chen) 
The theoretical calculation of surface c a r r i e r  
t e r m s  of the semiconductor surface potential V 
by Schrieffer 
was 
S 
2 3 
and la te r  improved by Greene e t  al. 
mobilities in  
first ca r r i ed  out 
Schrieffer 's  calcu- 
lations agree  only qualitatively with experimental results.  4' Green's 
calculations do have fair quantitive agreement with experiment resul ts  
when V is small. 
lation which diffc r f rom reality. 
work is to  find the excess ca r r i e r  concentration at the surface m o r e  
exactly 
There a re  still many assumptions in Green's calcu- 
S 
The difficulty in the experimental 
.- 6 - 
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Our work at present  is concentrated on the use of a balanced- 
bridge circuit  employing a phase -lock detector in o rde r  to measure  
cur ren ts  very precisely at low gate biases. 
r e sea rch  is to discover to what extent present theory is adequate, 
and to improve understanding of f r ee  - ca r r i e r  mobility at semiconductor- 
The purpose of this 
insulator surface s. 
Measurements have been car r ied  out on experimental, large - 
a r e a  FET structures  obtained f rom Fairchild semiconductors at 
surface potentials which a r e  far lower than those resulting in inversion. 
At these levels,  we have observed a drop in mobility which is not 
predicted by any theory, and which has  not been reported thus far. 
is suspected that surface trapping is responsible for  the measurements.  
It 
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THIN FILM CdS-CdTe HETEROJUNCTION DIODES 
(R. W. Dutton *) 
Thin-film, Au-CdS-Te metal-semiconductor diodes, made by a 
vacuum, vapor-deposition process ,  have been shown to exhibit an 
excellent rectification ratio and a high reverse  breakdown voltage. 
is demonstrated that a layer  of CdTe i s  formed a i  the CdS-Te interface 
It 
in these diodes. The existence of the layer is confirmed using x - r a y  
diffraction studies and selective chemical etches. The diode photocurrent 
shows a threshold photon energy that corresponds to  the bandgap of CdTe. 
The presence of the CdTe layer can explain the favorable e lectr ical  
properties of Au-CdS-Te diodes. The observed photoresponse, current  
vs. voltage and capacitance vs. voltage character is t ics  a r e  shown to be 
consistent with those predicted by a semiconductor heterojunction model 
of the CdS-CdTe interface. An ar t ic le  describing this work is being 
submitted to  "Solid-State Electronics. Research on these heterojunction 
diodes is prerequisite to attempts to build depletion-mode, b a r r i e r  - 
junction transducers.  
EVALUATION OF Au-CdS-Te BARRIER -JUNCTION F E T ' s  
(R. W. Dutton*) 
Attempts were made to  fabricate a CdS depletion-mode FET 
with a reverse-biased CdS-Te diode (see repor t  above) used as the 
.L 9
N S F  Fellow. 
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gate. Although three se t s  of devices failed to exhibit the desired 
t rans is tor  action, information was  obtained which will  a s s i s t  in further 
efforts to build this device. The difficulties encountered to date s tem 
f rom the desire  to realize two opposing goals simultaneously. 
the work with CdS-Te diodes it was found that to form good diodes, 
the CdS resist ivity has to be high. On the other hand, to aehievc adequate 
drain-currents  in the device, the CdS channel resistance must  be low. 
Baking the devices in H S for  shor t  periods of time might ac t  to  increase 2 
the surface resistivity sufficiently to form better CdS -Te junctions with 
lower reverse  leakage currents. By varying the CdS film thickness, 
it may be possible t o  optimize the two goals mentioned above. 
F r o m  
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